All
Search
Images
Videos
Shorts
Maps
News
More
Shopping
Flights
Travel
Notebook
Report an inappropriate content
Please select one of the options below.
Not Relevant
Offensive
Adult
Child Sexual Abuse
Length
All
Short (less than 5 minutes)
Medium (5-20 minutes)
Long (more than 20 minutes)
Date
All
Past 24 hours
Past week
Past month
Past year
Resolution
All
Lower than 360p
360p or higher
480p or higher
720p or higher
1080p or higher
Source
All
Dailymotion
Vimeo
Metacafe
Hulu
VEVO
Myspace
MTV
CBS
Fox
CNN
MSN
Price
All
Free
Paid
Clear filters
SafeSearch:
Moderate
Strict
Moderate (default)
Off
Filter
25:26
业界性能最高的硬件仿真系统ZeBu® Server 4 - 新思科技 (Synopsys Inc.
…
Aug 31, 2020
synopsys.com
1:02
Introducing Synopsys HAPS-200 and ZeBu-200 | Synopsys Inc | 19
…
19 views
Feb 13, 2025
linkedin.com
9:11
UVM-1: UVM Basics | Synopsys
89.7K views
Dec 21, 2015
YouTube
Synopsys
50:46
Synthesis in Synopsys Design Vision GUI tutorial
24.2K views
Sep 12, 2017
YouTube
VLSI Techno
20:49
Synopsys Tutorial Part 1 - Introduction to Synopsys Custom
…
67.1K views
Aug 7, 2013
YouTube
Bangonkali
24:15
Synopsys IC Compiler (ICC) basic tutorial
79.2K views
Feb 16, 2015
YouTube
Vivek Gupta
49:55
Synopsys Design Compiler Synthesis Lecture (2013)
54.9K views
May 3, 2013
YouTube
CellRider
22:42
Sentaurus TCAD tutorial | Part 2 | MOS Transistor simulation
28.5K views
May 2, 2020
YouTube
Team VLSI
6:09
Interactive Reverse Debug in Verdi
16.5K views
Nov 25, 2016
YouTube
jonathan cheah
5:45
Interactive Debug with Verdi | Synopsys
72.7K views
Feb 1, 2018
YouTube
Synopsys
23:31
Performance Testing Tutorial For Beginners | Performance Testing
…
89.9K views
Mar 10, 2021
YouTube
Simplilearn
16:40
Synopsys VCS Basic tutorial - HDL simulation flow
52.5K views
Aug 16, 2017
YouTube
VLSI Techno
14:01
Installation procedure Of Synopsys Tools
29.1K views
Jul 27, 2017
YouTube
VLSI Techno
7:59
SV-1: Object-oriented Programming for Designers | Synopsys
47.9K views
Dec 21, 2015
YouTube
Synopsys
21:25
RTL Design & Simulation | Synopsys VCS Tutorial | Function
…
27.3K views
Oct 28, 2018
YouTube
Team VLSI
1:01:00
ASIC DESIGN- LOGIC SYNTHESIS & PHYSICAL DESIGN USING SYNOP
…
24.5K views
Sep 3, 2017
YouTube
Melvin Sen Thomas
1:50
Custom Compiler’s Visually-Assisted Layout Automation in Ac
…
3.5K views
Feb 25, 2020
YouTube
Synopsys
5:17
Cool Things You Can Do with Verdi – Verification Planning (Introducti
…
12.2K views
Mar 1, 2016
YouTube
Synopsys
5:32
Cool Things You Can Do with Verdi - Introduction | Synopsys
30.6K views
Jul 21, 2014
YouTube
Synopsys
28:00
SDC file | Synopsys Design Constraints file | various files in V
…
40.8K views
Jun 6, 2019
YouTube
Team VLSI
9:41
Using nCompare to Compare Waveforms in Two FSDB Files | Sy
…
18.7K views
Feb 1, 2018
YouTube
Synopsys
3:53
Using Verdi for Design Understanding - Driver/Load Traci
…
16.3K views
Jul 10, 2020
YouTube
Synopsys
16:03
Logic Equivalence Check | Synopsys Formality Tutorial | RT
…
19.8K views
Oct 31, 2018
YouTube
Team VLSI
6:23
Focus on Active Source Code with Verdi Source Code Viewer | Synop
…
11.2K views
Feb 1, 2018
YouTube
Synopsys
11:16
Logic Synthesis of RTL | Synopsys Design Compiler | Synopsys DC |
…
41.2K views
Oct 28, 2018
YouTube
Team VLSI
9:08
Unleashing SystemVerilog and UVM: Introduction | Synopsys
77.6K views
Dec 21, 2015
YouTube
Synopsys
6:40
AMS Co-simulation Debug with Verdi | Synopsys
6.9K views
Feb 1, 2018
YouTube
Synopsys
16:38
Logic Synthesis flow | RTL Synthesis flow | RTL2GDS | Desig
…
34.8K views
Oct 28, 2018
YouTube
Team VLSI
6:54
FSDB Dumping | Synopsys
61.1K views
Feb 1, 2018
YouTube
Synopsys
26:16
Synopsys Sentaurus Sprocess
15.1K views
May 13, 2017
YouTube
Mohamed Torky
See more videos
More like this
Feedback