Abstract: In current generation digital phase-locked loop (DPLL) architectures, techniques like gear-shift mechanism and switched phase-detection are employed to achieve better lock time and jitter ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback