Abstract: This paper presents a fully integrated 2.9-Gb/s spread-spectrum clocking (SSC) wireline transceiver designed for high-speed chip-to-chip links. The architecture combines a digitally ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results