If you are one of the more than 2 billion smartphone users today, it is hard to imagine life without one! Breaking new frontiers, wearable smart devices and the Internet of things are the latest buzz.

As discussed in Part 1, this article proposes four steps to raise the abstraction level of current Verilog HDL designs and provide a phase wise approach to migrate to SystemVerilog. In Part 1 we ...

C-level hand-off—generating the entire RTL design from C-language code written by algorithm developers—has been one of the most elusive goals of the EDA industry. A few design teams, often working on ...

Much of what's emerged from the Cadence/Verisity merger has been aimed toward addressing the lack of predictability in the verification process. Cadence has spent a good deal of time and energy ...

Traditionally RTL power analysis has been used to understand the design power consumption so that package and power supply designs can start, and designers can then fix any power regression violations ...

The cost of SOC (system-on-chip) design continuesto skyrocket, market windows continueto shrink, and design complexity continues togrow exponentially. These challenges are onlya few of those that SOC ...